methods suffer from two major issues: (i) computational complexity and (ii) higher switching-frequency operation. The first makes these methods impractical, while the latter makes them inappropriate for the use in high-power applications. There has been a significant efforts toward implementing computationally efficient/fast MPC methods [4, 5, 7, [10] [11] [12] ; however, little attention has been given in comprehensively addressing reduced switching-frequency switching algorithms.
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Several modulation strategies have been reported in the literature to reduce switching frequency [13] [14] [15] . A general framework, including slow-rate, hybrid, and fundamental voltage balancing strategies, to reduce switching frequency has been introduced in [14] . The slow-rate method, however, cannot keep track of SM capacitor voltages. Similarly, an integrated-MPC method leveraging discontinuous modulation approach is introduced in [15] . A common main issue with these methods is the unnecessary high-switching transition of SMs in every control cycle as they fail to take into account the previous switching statuses. A modified phase-shifted carrierbased PWM (PSC-PWM) together with a reduced switchingfrequency algorithm is proposed in [13] , which limits bypassing/insertion of the SMs every control cycle allowing turned-off SMs for next cycle to meet voltage requirement. However, strategies like this -which are among few that consider the previous switching statuses -are not scalable and do not provide controllability to tune the priority of capacitor voltage balancing and switching frequency reduction against one another.
In this paper, a novel constrained, multi-objective optimization model is proposed that simultaneously regulate SM capacitor voltages and minimize switching frequency. This algorithm takes the previous statuses of SMs into account while sorting the SMs for selection process. It first sorts SMs based on their capacitor voltage values, then applies the maximum switching frequency constraint to avoid extensive number of switching events. Finally, the paper also analyzes the effects of this constraint on SM capacitor voltages.
II. MATHEMATICAL MODELS FOR MODULAR MULTILEVEL CONVERTERS
A schematic diagram of an (n + 1)-level, three-phase MMC based on half-bridge SMs is depicted in Fig. 1 . Each phase (leg) consists of two arms with n submodules (SMs) on each of them. MMC considered in this paper is made up of half-bridge SMs and three arm inductors (l) to reduce surge and fault
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I. INTRODUCTION
Modular multilevel converter (MMC) has been well known as a preferred choice among converter topologies for medium/high-power applications, mainly thanks to its salient features such as modularity, scalability, high efficiency, high reliability, and superior harmonic performance [1, 2] . Among various well-known applications, it has particularly become the worldwide standard for voltage-sourced converter high-voltage direct current (VSC-HVDC) transmission systems [3] .
MMC should actively meet multiple control objectives for its proper operation. These include objectives of fulfilling submodule (SM) capacitor voltage balancing, output AC current tracking, and circulating current mitigation/elimination. Switching frequency of MMC is significantly higher than those of conventional and other multilevel converter topologies, mainly due to the increased number of switching devices. As switching frequency has direct implication on converter losses, switching design has an important role in shaping MMC's future [2] . Among modulation methods, predictive methods (also called model predictive control (MPC) based methods) have lately attracted a significant amount of attention among academia and industry, mainly due to their fast dynamic response and ability to meet the multiple control objectives with an increased flexibility [1, [4] [5] [6] [7] [8] [9] . However, the predictive
currents. The MMC is connected to a three-phase AC system through a transformer, which is modeled as an equivalent series resistive-inductive (R − L) impedance.
A. Discrete-time Model of MMC
In this paper, the discrete model of MMC that is derived in the authors' previous paper [4] is used to develop the corresponding algorithms. In this model, the next step value for the AC-side current for a sufficiently small sampling time step T s is derived as:
where L ′ = L+l/2, K ′ = R+L ′ /T s , and the time indices (t) and (t + T s ) are respectively used to denote measured values at the current time step and the anticipated values for the next time step. Assuming that sampling frequency is sufficiently higher than the grid frequency, we can replace the predicted value of grid voltage v s (t + T s ) by its measured value v s (t).
Denoting the status of j-th SM by u j (t + T s ), anticipated capacitor voltage of individual SMs on upper-level and lowerlevel arms are calculated as:
Also, anticipated voltages across upper-level and lower-level arms as well as circulating current are equal to:
The following four objectives are considered for the modulation and control design of MMC [1, 4] :
i. to regulate all SM capacitor voltages to their nominal values (V dc /n), ii. to track the AC-side current (i) of all phases satisfactorily around their reference values (i ref ), iii. to mitigate the circulating current (i z ) flowing among the phase legs, and iv. to limit switching frequency less than a desired frequency.
The first three objectives are common among the predictive methods and have been addressed in authors' previous works [4, 7] . Development of the last objective and application of it as a new constraint to the optimization problem is the main contribution of this paper.
Assuming that exact AC current waveform tracking i(t + 
where (·) * (t + T s ) denotes the ideal anticipated value of the corresponding variable. Deviation of actual AC current waveform and circulating current from their target values are equal to
Using weighted sum method to combine the AC current waveform tracking and circulating current mitigation objectives with weights w and w z respectively, a multi-objective optimization problem with the formulation below is developed to describe the proposed switching algorithm:
subject to:
In this model, (11) addresses SM capacitor voltage regulation, (13) and (14) limit the number of switching events on each arm to be less than the desired value of N sw , and (12) fulfills AC current waveform tracking and circulating current mitigation objectives.
B. Solution Algorithm
Similar to [4] , two steps of SM sorting and SM selection are defined to solve the multi-objective optimization problem as shown in Fig. 2 . 
1)
Step 1 -Submodule Cascaded Sorting: The objective function (11) and the constraints (13) and (14) are targeted in this step by sorting SMs effectively such that the highest priority is given to SMs contributing the most in SM voltage balancing and switching frequency reduction without violating the maximum switching event and maximum SM voltage deviation constraints. SMs of both upper and lower arms are first sorted based on their anticipated capacitor voltages to fulfill the voltage balancing objective. The direction of i up determines whether the capacitor voltages of upper-level submodules tend to increase or decrease at the next time step. Thus, the algorithm sorts SMs based on their capacitor voltages in ascending order if i up ≥ 0 and in descending order otherwise.
To address the constraints on number of switching events, any solution that violates these constraints must be eliminated from the feasible set. However, to avoid infeasibility, this paper relaxes these constraints by applying the Lagrange multipliers and transferring the constraints to the objective function with a priority higher than that of the voltage balancing objective function. After SMs are sorted based on the objective functions, accumulated sum of number of switching events on each arm is calculated for each possible solution m and is called N swm where solution m corresponds to selection of first m sorted SMs to be switched on at the next time step. That is, N swm = m j=1 |u j (t + T s ) − u j (t)| for upper arm and N swm = n+m j=n+1 |u j (t + T s ) − u j (t)| for lower arm if u j (t + T s ) is the status of SM j in solution m. SMs are then sorted in an ascending order based on whether or not their N swm violate the maximum switching constraint, i.e.,
This procedure is detailed in Algorithm 1 and is called F1-VC hereafter. Conventional sorting algorithm focused on voltage balancing is called V1-F2 in this paper and is used as the benchmark algorithm in the case study. Sort the sorted SMs based on v Cj in descending order 10 Calculate accumulated sum of switching events up to each sorted SM (N swm ) and µ swm from (16) 11 Sort the sorted SMs based on µ swm in ascending order 12 Proceed to Step 2. 
2) Step 2 -Submodule
where α 0 = β 0 = 0
Then, the switching algorithm determines which combination of (α, β) results in minimum value of the objective function (12) . Reference [4] provides a mathematical proof which states that if v * up ∈ [α i , α i+1 ) and v * low ∈ [β j , β j+1 ), the optimal solution belongs to the set {(α i , β j ), (α i+1 , β j ), (α i , β j+1 ), (α i+1 , β j+1 )}. It greatly improves the efficiency of the switching algorithm since it suffices to check the objective function for just 4 possible solutions to find the best option, instead of checking all n 2 feasible combinations of α and β.
IV. CASE STUDY

A. Test System
The proposed algorithm is tested against an HVDC system similar to the one illustrated in Fig. 3 . In this HVDC system, MMC2 acts as a controlled DC power source. MMC1 is the test MMC for both modulation and control systems. The system parameters are provided in the In this case study, V1-FC algorithm is tested where the maximum number of switching events at each time step is constrained at an integer number (N sw ) between zero and number of submodules on each arm (6 in this test case) as given by (19) . Fig. 4 shows the effective switching frequencies observed in the first submodules of upper-and lower-arm of phase-leg A with the varying N sw . Average steady-state effective switching frequencies are calculated and shown for both first upper-and lower-arm submodules of phase-leg A. It clearly shows 80% reduction in effective switching frequencies, with N sw = 0. Reductions in effective switching frequency for different values of N sw = 1 and N sw = 2 are equal to 38% and 10%, respectively. For N sw ∈ {3, 4, 5}, the reduction in effective switching frequency is up to 3%. This is because the first priority in this switching algorithm is given to reduce switching frequency, and thence voltage balancing objective is compromised. When N sw = 1 during t = 1.4 s and t = 1.6 s, the effect on SM capacitor voltages is significantly reduced due to the relaxation of constraints (13) and (14) . In this way, the algorithm provides full controllability over the major trade-off of capacitor voltage. In addition, the voltage ripples of SM capacitors are all the same (around 1.2%) and are not compromised by the switching algorithm employed. Fig. 6 shows the waveforms of reference AC current and actual output AC current at the terminal A of MMC1. It illustrates how AC reference current tracking is achieved to fulfill the second objective for different values of N sw . Fig. 7 illustrates the circulating current (i z ) flowing through terminal A of MMC1 during t ∈ (1 s, 2.6 s]. The results show that the circulating current is successfully controlled around zero Ampere and its maximum deviation is just 10% of the magnitude of AC output current (i a ) of MMC. These results verify that the third objective is fulfilled for different values of N sw .
B. Results and Discussions
V. CONCLUSION
A novel optimized-switching algorithm for model predictive control (MPC) of modular multilevel converter (MMC) is proposed to reduce switching frequency by applying constraints on the number of switching events at each time step. The algorithm is tested against a three-phase MMC based back-toback HVDC system in MATLAB/Simulink to demonstrate its effectiveness under various switching constraints. 
